

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/730,928	12/10/2003	Masakazu Fukuda	Q78869	6312
23373	7590 01/26/2006		EXAMINER	
	MION, PLLC	LAUTURE,	LAUTURE, JOSEPH J	
2100 PENNS SUITE 800	YLVANIA AVENUE, N.W	· · · · · · · · · · · · · · · · · · ·	ART UNIT	PAPER NUMBER
WASHINGT	ON, DC 20037		2819	
			DATE MAILED: 01/26/2000	6

Please find below and/or attached an Office communication concerning this application or proceeding.

<u>'</u>	0					
		Application No.	Applicant(s)			
Office Action Summary		10/730,928	FUKUDA, MASAKAZU			
		Examiner	Art Unit			
		Joseph Lauture	2819			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPL' MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. s period for reply specified above is less than thirty (30) days, a reply of period for reply is specified above, the maximum statutory period of the to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be to within the statutory minimum of thirty (30) do will apply and will expire SIX (6) MONTHS frow, cause the application to become ABANDON	timely filed ays will be considered timely. m the mailing date of this communication. IED (35 U.S.C. § 133).			
Status		•				
1)🛛	Responsive to communication(s) filed on <u>07 N</u>	<u>ovember 2005</u> .				
·	∑ This action is FINAL. 2b) This action is non-final.					
3)□						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims	·				
4)⊠	4)⊠ Claim(s) <u>1-7</u> is/are pending in the application.					
,—	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)□	☐ Claim(s) is/are allowed. ☐ Claim(s) <u>1-7</u> is/are rejected.					
6)⊠						
7)	Claim(s) is/are objected to.					
8)□	Claim(s) are subject to restriction and/o	r election requirement.				
Applicat	ion Papers					
9)[]	The specification is objected to by the Examine	·r.				
	10)⊠ The drawing(s) filed on <u>28 February 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.					
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	e Action or form PTO-152.			
Priority (under 35 U.S.C. § 119					
12)⊠	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)-(d) or (f).			
` a)	a)⊠ All b)□ Some * c)□ None of:					
	1.⊠ Certified copies of the priority documents have been received.					
	2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage						
	application from the International Bureau					
* See the attached detailed Office action for a list of the certified copies not received.						
A44- 1	w-)					
Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notic	Date					
3) Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	Patent Application (PTO-152)				

Art Unit: 2819

DETAILED ACTION

Response to Amendments

Applicant's arguments have been considered but are they are not persuasive.

Applicant's amendment filed on 11/07/05 has been entered. However, the amendments fail to put the application in condition for allowance because the added limitations are unpatentable over the cited prior art, as evidenced in the following rejections.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cabler (US 5,625,357) in view of Ledzius et al (US 5,323,157).

Regarding claim1, Cabler teaches in figure (2) a reconstruction filter apparatus, the apparatus comprising: a constant current source I_{REF} common to a plurality of resistive paths; a plurality of switches (B_0 , B_1) arranged in cascade, each being operative to output data by controlling currents from the constant current source on the basis of each of the output data to thereby generate a plurality of weighted currents (See column 2, lines 34-39) that are weighted according to filter characteristics, the weighted currents being added separately for inverted and non-inverted (See switch connections to B_0 and B_1 in figure 2) and output at an output side of the FIR filter.

Art Unit: 2819

Cabler does not specifically teach a plurality of delay elements connected to MOS transistors as part of a delta-sigma modulator or of a digital signal processor. However, Ledzius et al teach in figure (3) a sigma-delta DAC including a plurality of flip-flops (81-83) used as delay elements, each flip-flop having two outputs, each output coupled to a respective one (See fig (4) and column 6, lines 16-40) of the MOS transistors. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teachings of Ledzius et al into the system of Cabler to improve system performance and reliability because that would provide improved signal-to-noise ratio and less complexity (See column 2, lines 3-5).

Regarding claims 2 and 3, Cabler teaches in figure (2) a current-to-voltage conversion unit shown in figure (4), said unit having an input side coupled to the output side (I_{OUT}) of the FIR filter and comprising a full differential operational amplifier (25) and a feedback resistors (30), said amplifier having a pair of inputs (See figure 4), each input coupled to a respective one of each separate output (I_{OUT}) of said FIR filter; a single differential conversion operational amplifier (27) on the output side of the full differential operational amplifier (25), the amplifier (27) having a pair of inputs, each input coupled to a respective one of each separate output of the FIR filter, and having an output side (37);

Regarding claims 4, 5 and 6, Cabler teaches in figure (2) a reconstruction filter apparatus, the apparatus comprising: a constant current source I_{REF} common to a plurality of resistive paths; a plurality of switches (B₀, B₁) arranged in cascade, each being operative to output data by controlling currents from the constant current source

on the basis of each of the output data to thereby generate a plurality of weighted currents (See column 2, lines 34-39) that are weighted according to filter characteristics, the weighted currents being added and output at an output side of the FIR filter;

Cabler does not specifically teach a plurality of flip-flops connected to MOS transistors forming delay elements as part of a delta-sigma modulator or of a digital signal processor. However, Ledzius et al teach in figure (3) a sigma-delta DAC including a plurality of flip-flops (81-83) used as delay elements, each flip-flop having two outputs, each output coupled to a respective one (See fig (4) and column 6, lines 16-40) of the MOS transistors. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teachings of Ledzius et al into the system of Cabler to improve system performance and reliability because that would provide improved signal-to-noise ratio and reduced complexity (See column 2, lines 3-5). It would have been further obvious to include such a filter apparatus in a digital signal processor, a delta-sigma modulator or any other data converter where a filter is needed.

Regarding claim 7, Cabler teaches a delta-sigma modulator wherein a constant current source comprises a common source for generating a plurality of weighted currents (See column 8, lines 20-23).

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

Application/Control Number: 10/730,928 Page 5

Art Unit: 2819

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Application/Control Number: 10/730,928 Page 6

Art Unit: 2819

CONTACT INFORMATION

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Joseph Lauture, whose telephone number is

(571) 272-1805. The examiner can normally be reached Monday to Friday

between 9:30 am and 6:00 PM

If attempts to reach the examiner by telephone are unsuccessful, the

examiner's supervisor, Rexford Barnie can be reached at (571) 272-7492. The

fax number for the organization to which this application is assigned is (571) 273-

8300.

Information regarding the status of an application may be obtained from

the Patent Application Information Retrieval (PAIR) system. Status information

for published applications may be obtained from either Private PAIR or Public

PAIR. Status information for unpublished applications is available through

Private PAIR only. For more information about the PAIR system, see <a href="http://pair-

direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll

free).

REXFORD BARNIE

SUPERVISORY PATENT EXAMINER

Joseph Lauture Art Unit: 2819

Date: 01/11/06